

C B APPLICANT ~~Telefonaktiebolaget L M Ericsson (publ)~~

C 3 TITLE: VERSATILE CHARGE SAMPLING CIRCUITS

5

~~B BACKGROUND OF THE INVENTION~~

sub
C1

A) Voltage sampling is traditionally used for analog-to-digital (A/D) conversion. In a voltage sampler, a sampling switch is placed between a signal source and a capacitor. Between two sampling moments, the capacitor voltage tracks the signal voltage accurately. At the sampling moment, the switch is turned off to hold the capacitor voltage. The two processes become increasingly difficult when the signal frequency increases. For a given accuracy, thermal noise and switching noise set a minimum allowable capacitance while the tracking speed set a maximum allowable capacitance or switch resistance. It becomes impossible when the maximum is smaller than the minimum. Moreover, the clock jitter and finite turning-off speed (nonzero sampling aperture) make the sampling timing inaccurate. In fact, the bandwidth of a voltage sampling circuit must be much larger than the signal bandwidth. This makes direct sampling of high frequency radio signal extremely difficult. Sub-sampling can reduce the sampling rate but not the bandwidth of sampling circuit and not the demands on small clock jitter and small sampling aperture.

~~B SUMMARY OF THE INVENTION~~

The object of the invention is to provide an improved sampling circuit and a method of sampling an analog signal, which overcomes the above mentioned problems.

In order to achieve said object the invention provides a charge sampling (CS) circuit, comprising a control signal generator for controlling an analog input signal to the charge sampling circuit to be integrated by an integrator during a sampling phase responsive to a sampling

signal from the control signal generator, wherein the current of the analog input signal is integrated to an integrated charge for producing a proportional voltage or current sample at a signal output at the end of the sampling phase.

A more specific object of the invention is to provide a method and sampling circuit for band-pass sampling.

This object is achieved by a band-pass sampling (BPCS) circuit, comprising a control signal generator for controlling a first and second end of a differential analog signal to be weighted by a weighting-and-sampling (W&S) element during a W&S phase responsive to a W&S signal from the control signal generator, wherein the current of the analog signal passes through said W&S element only when said W&S signal is in a W&S phase, and said control signal generator is adapted for controlling the output signal of the W&S element to be integrated by an integrator during the W&S phase, wherein the current of the output signal of the W&S element is integrated to an integrated charge for producing a proportional voltage or current sample at a signal output at the end of the W&S phase.

Another more specific object of the invention is to provide a two-step BPCS circuit. This is achieved by a two-step BPCS circuit according to the invention, which comprises a first BPCS circuit according to the invention for producing signal samples with a first sample rate; a chopping circuit for chopping the signal from the first BPCS circuit symmetrically in time at its signal output or output pair with the frequency of a clock signal equal to the first sample rate; a differential-out amplifier for amplifying the signal from the chopping circuit differentially; wherein the first signal input and the second signal input of said second BPCS are connected to the signal output pair of said amplifier (41) for producing

signal samples at the signal output or output pair with a second sample rate.

A further specific object of the invention is to provide a front-end sampling radio receiver. This is obtained by a front-end sampling radio receiver according to the invention, which comprises a low pass filter with a bandwidth up to twice the clock frequency for receiving and filtering a radio signal; a low noise amplifier for producing a differentially amplified radio signal from the filtered signal; a local oscillator for producing an I-clock signal at its signal output; a $\pi/2$ phase shifter with a signal input connected to the local oscillator for producing a Q-clock signal at its signal output with the same amplitude and $\pi/2$ phase shift with respect to the I-clock signal; wherein two ends of the signal output pair of said low noise amplifier are respectively connected both to the first BPCS circuit and the second BPCS circuit respectively, said I-clock signal output is connected to the clock input of said first BPCS circuit, and the Q-clock signal output is connected to the clock input of the second BPCS circuit, for producing base-band I-samples of the radio signal at the signal output or output pair of the first BPCS circuit, base-band Q samples of the radio signal at the signal output or output pair of said second BPCS circuit.

An advantage of the charge sampling circuit according to the invention is that the bandwidth of the charge sampling circuit does not have to be much larger than the signal bandwidth. Another important background is that for a radio signal, no matter how high is the carrier frequency, the signal bandwidth (the base band) remains a small fraction of the full band between DC to the carrier frequency. It is therefore unnecessary to convert the full band but just the band with the signal.

The frequencies of the signals possibly to be sampled by the CS circuits or the BPCS circuits are higher or much higher than that of the voltage sampling circuits at a given accuracy.

5 The sampling capacitors used in the CS circuits or the BPCS circuits are larger or much larger than the ones used in the voltage sampling circuits, giving advantages of low noise and low clock-and-charge feed-through.

10 Each BPCS circuit is simultaneously a filter, a mixer and a sampler, which greatly simplifies a radio receiver.

The BPCS circuits are capable of directly working at the radio frequency band, which makes a highly digitized radio receiver with front-end sampling and A/D conversion possible.

15 Both the center frequency and the bandwidth of a BPCS circuit can be easily programmed. The bandwidth can be as narrow as required, equivalent to have an unlimited Q-value.

20 The CS and BPCS circuits are simple and can be easily implemented in CMOS or other processes.

This technique is very useful for the purpose of system-on-chip, which requires a simple and highly digitized architecture.

25 It should be emphasised that the term "comprises/ comprising" when used in this specification is taken to specify the presence of stated features, integers, steps or components and does not preclude the presence or addition of one or more other features, integers, steps, components or groups thereof.

30

BRIEF DESCRIPTION OF THE DRAWINGS

35 In order to explain the invention in more detail and the advantages and features of the invention a preferred embodiment will be described in detail below, reference being made to the accompanying drawings, in which

5

FIG 1A is a block diagram of a first embodiment of a charge sampling (CS) circuit according to the invention,

FIG 1B shows the working waveforms of the charge sampling (CS) circuit in FIG 1A,

5 FIG 1C shows the frequency response of the charge sampling (CS) circuit in FIG 1A,

FIG 2A is a block diagram of a first embodiment of a band pass charge sampling (BPCS) circuit according to the invention,

10 FIG 2B shows the working waveforms of the band pass charge sampling (BPCS) circuit in FIG 2A,

FIG 3 is a block diagram of a first embodiment of a differential BPCS circuit according to the invention,

15 FIG 4 is a block diagram of a first embodiment of a parallel differential BPCS circuit according to the invention

FIG 5 shows an illustration of the filter function for the BPCS circuits according to the invention

20 FIG 6A is the ideal frequency response of a constant-weighting BPCS circuit according to the invention with $n=10$,

FIG 6B is the output sample waveforms of a constant-weighting BPCS circuit with $n=10$,

25 FIG 7A is the ideal frequency responses of a constant-weighting BPCS circuit with $n=50$,

FIG 7B is the ideal frequency responses of a constant-weighting BPCS circuit with $n=500$,

FIG 8A is the ideal frequency responses of a linear-weighting BPCS circuit with $n=50$,

30 FIG 8B is the ideal frequency responses of a linear-weighting BPCS circuit with $n=500$,

FIG 9A is the ideal frequency responses of a Gauss-weighting BPCS circuit with $n=75$ and $n=87$,

35 FIG 9B is the ideal frequency responses of a Gauss-weighting BPCS circuit with $n=750$ and $n=870$,

7

is the signal input of the charge sampling circuit 1, and a sampling signal is applied to the control input from the control signal generator 4. The switch is on, i.e. the signal input is connected to the signal output of the switch, only when the sampling signal is in the sampling phase. The integrator 3 has a signal input, a signal output, and a control input. The signal output of the switch 2 is applied to the signal input of the integrator 3, and a resetting signal from the control signal generator 4 is applied to the control input of the integrator 3. The current of the analog input signal to the CS circuit 1 is integrated during sampling phase, and the integrated charge produces a proportional voltage or current sample at the signal output of the CS circuit at the end of the sampling phase. The sample is held until the resetting phase of the resetting signal begins, and the time interval in between is the holding phase. A sequence of samples are produced when the phases are repeated, and the signal output is the signal output of said CS circuit. The control signal generator 4 has a clock input, which is the clock input of the CS circuit, a sampling signal output connected to the control input of the switch 2 and a resetting signal output connected to the control input of the integrator 3 as mentioned above.

The the integrator 3 comprises a capacitor 3-1, a resetting switch 3-2 and an optional resistor 3-3 in this embodiment. The integrator 3 can, however, have a different configuration in other embodiments. An analog signal is applied to the input of the sampling switch 2. As described, the charge sampling process involves three successive phases: resetting, sampling (t_1 to t_2) and holding. The time from t_1 to t_2 is defined as the sampling window. FIG. 1B shows its working waveforms. During the resetting phase, only the resetting switch 3-2 is turned on and the capacitor 3-1 is reset. During the sampling phase,

only the sampling switch 2 is turned on, and the signal current is integrated onto the capacitor 3-1. The time constant is large enough to be able to obtain a linear charging when the signal comes from a voltage source (the usual case). If the on-resistance of the switch 2 is too small, the optional resistor 3-3 can be added. During the holding phase, both switches are in off-state, and the output voltage of the integrator 3 is held for further use. A pair of interconnected CS circuits, forming a differential CS circuit, provide differential outputs to cancel common mode effects, using a differential input signal and sharing the control signal generator 4. The CS circuits or circuit pairs are used in parallel to increase the sampling rate and to make the time interval between two sampling points possibly less than the sampling window, by time-interleaving both sampling and resetting signals. The signal current can be represented as $I(t) = \sum I_i \sin(\omega_i t + \phi_i)$, $i=1, 2, \dots, m$. The total integrated charge is $Q = \sum Q_i$ where $Q_i = (I_i / \omega_i) (\cos(\omega_i t_1 + \phi_i) - \cos(\omega_i t_2 + \phi_i))$. If t_s is the center time of the sampling window, and $2\Delta t = (t_2 - t_1)$ is the window width, $Q_i = (2 \sin(\omega_i \Delta t / \omega_i) I_i \sin(\omega_i t_s + \phi_i) = 2 \Delta t (\sin(\omega_i \Delta t) / (\omega_i \Delta t)) I_i \sin(\omega_i t_s + \phi_i)$.

Compared with the instant value of the i th component at t_s , $I_i(t_s) = I_i \sin(\omega_i t_s + \phi_i)$, the difference is $k_i = 2 \Delta t (\sin(\omega_i \Delta t / \omega_i \Delta t))$, a sampling coefficient depending on frequency ω_i and Δt . With this coefficient, the i th frequency component has been precisely sampled at time t_s . Since all frequency components are sampled at t_s , the total charge on the capacitor naturally represents the signal sample at t_s , i.e. t_s is the equivalent sampling time point. The frequency response of the CS circuit depends on the function $\sin(\omega_i \Delta t / \omega_i \Delta t)$, shown in FIG. 1C. Its 3 dB bandwidth equals $\Delta f_{3dB} = 1.4 / (2\pi \Delta t)$, i.e. 1 GHz for a sampling window of 450 ps, independent of resolution. For voltage sampling, however, the sampling aperture must be smaller

than 1 ps for an 8-bit resolution at 1 GHz. Since the function $\sin(\omega_i \Delta t / \omega_i \Delta t)$ is well defined, frequency compensation becomes possible. One way is to let the analog signal pass through a network with a frequency response of

5 $(\omega_i \Delta t) / \sin(\omega_i \Delta t)$ before sampling. Another alternative is to use digital signal processing (DSP) after A/D conversion to compensate the frequency response.

Further, a band pass charge sampling (BPCS) circuit comprises two switches, a weighting-and-sampling (W&S) element, an integrator, and a control signal generator

10 generating a clock, an inverse clock, a W&S signal and a resetting signal. Two ends of a differential signal are applied to the two switch inputs respectively. The two switches, controlled by the clock and the inverse clock

15 respectively, are turned on alternately. Both switch outputs are fed to the W&S element input. The output of W&S element is fed to the integrator input. It works in three successive phases: resetting, sampling and holding. During the resetting phase, the integrator is reset by the

20 resetting signal. Each sampling phase includes n clock cycles, during which the signal current is weighted in the W&S element and integrated in the integrator. During the holding phase, the integrator output is held.

One embodiment of a band-pass charge sampling (BPCS) circuit 5 is shown in FIG 2A. It comprises two switches 2A and 2B, a weighting-and-sampling (W&S) element 6, an integrator 3 and a control signal generator 7 generating a clock, an inverse clock, a W&S signal and a resetting signal. Two ends of a differential analog signal are

30 applied to the inputs of switches 2A and 2B respectively. The switches 2A and 2B, controlled by the clock and the inverse clock respectively, are turned on alternately. Both outputs of switch 2A and 2B are fed to the input of W&S element 6. The current passing through the W&S element 6 is

35 controlled by the W&S signal. The output of W&S element 6

is fed to the input of integrator 3. Three successive phases are involved for each BPCS process: resetting, sampling and holding. FIG. 2B shows the working waveforms. During the resetting phase, the integrator is reset. Each sampling phase includes n clock cycles forming a sampling window. The signal current through W&S element equals zero outside the sampling window and is weighted according to the weighting function (constant, linear, Gauss or other functions) within the sampling window. The weighting function depends on the combination of the W&S element 6 and the W&S signal. The three W&S signals shown in FIG. 2B, corresponding to the three weighting functions (constant, linear and Gauss) are specifically used for a W&S element in which the current is linearly controlled by the W&S signal. During the holding phase, the output voltage of integrator 3 is held for further use.

A differential BPCS circuit 8 is shown in FIG 3. It comprises four switches 2A, 2B, 2C and 2D, a differential W&S (D-W&S) element 9, a differential integrator 10, and a control signal generator 7, as connected. The shown type of D-W&S element 9 comprises two parallel W&S elements 6A and 6B, and the shown type of differential integrator comprises two parallel integrators 3A and 3B. The D-W&S element 9 and the differential integrator 10 may be in other types. The differential BPCS circuit 8 works in the same way as the single ended BPCS circuit 5 except to produce two outputs differentially. The differential BPCS circuit 8 effectively cancels the common mode effects and gives more accurate results.

FIG 4 shows a parallel differential BPCS circuit 11. It comprises four switches 2A, 2B, 2C and 2D, a number of D-W&S elements 9A, 9B, ..., 9X, a number of differential integrators 10A, 10B, ..., 10X, a multiplexer (MUX) 12 and a control signal generator 13, as connected. Each pair of the D-W &S element and the differential integrator, 9A+10A,

9B+10B, ..., 9X+10X, together with the switches 2A, 2B, 2C and 2D work in the same way as the differential BPCS circuit 8. The W&S signals and the resetting signals to these pairs, generated by the control signal generator 13, are evenly time-interleaved. The MUX 12 multiplexes the outputs of the differential integrators 10A, 10B, ..., 10X to the differential outputs when they are in the holding phase, controlled by the multiplexing signals from the control signal generator 13. As a whole, the parallel BPCS circuit gives a higher sampling rate and makes the time interval between two successive sampling points possibly less than the sampling window. If switches 2C and 2D are removed, and the differential W&S elements and the differential integrators are replaced by single-ended versions, it becomes a parallel single-ended BPCS circuit.

sub
C7

A filter function of the BPCS circuits is illustrated in FIG 5. From top-down, the frequency increases from DC to $3f_c$, where f_c is the clock frequency. Note that during the negative clock phase the same signal is connected oppositely, which is reflected in the diagram by changing the signal sign. The normalized amplitudes of resulting charges, i.e. the sums of the areas, integrated in n clock cycles are listed in FIG 5 respectively. It is obvious that for input signals with frequencies much higher or lower than f_c , the charges cancel each other almost completely, resulting in nearly zero output. For input signals with certain frequencies like $f_c/4$, $f_c/2$, $2f_c$, ..., the charges are completely cancelled no matter what are their phases. For input signals with frequencies near to f_c , the charges are only partly cancelled. When $f_{in}=f_c$, the charges are fully added to each other if it is in-phase with f_c while fully cancelled when it is in $\pi/2$ phase with f_c (not shown in FIG. 5). There is a bandwidth in which the signal charges can be effectively integrated. Outside the bandwidth, the signal charges are either completely or substan-

Cancelled
tially cancelled. This is obviously a filter function. It means that the noise with frequencies outside the bandwidth will be cancelled as well.

An ideal frequency response of a BPCS circuit is shown in FIG 6A, which corresponds to a mathematically accurate integration of the signal current in the sampling window. In FIG 6A, $n=10$ and constant-weighting are assumed, meaning that the weight of the current is kept constant in the 10-clock-cycle sampling window. Further, FIG 6A shows the frequency response from $f_{in}=0$ to $f_{in}=8f_c$, where the y-axis is the maximum output amplitude of different frequency components normalized by the maximum output amplitude in the whole frequency range while the x-axis is input frequencies normalized by f_c . It can be seen that the same frequency response is repeated after $f_{in}>2f_c$ but with lower amplitudes. The output frequency f_{out} equals $|f_{in}-(2p-1)f_c|$ for $2(p-1)f_c \leq f_{in} \leq 2pf_c$, where p is an integer (≥ 1). When $f_{in}=(2p-1)f_c$, the output is a DC voltage, and its amplitude depends on the phase relation of f_{in} and f_c . For a given p , the same output frequency is obtained for input frequencies f_{in1} ($<(2p-1)f_c$) and f_{in2} ($>(2p-1)f_c$) when $(2p-1)f_c - f_{in1} = f_{in2} - (2p-1)f_c$, but their phases are different. FIG. 6B shows the output sample waveforms at different input frequencies with $f_c=1000$ MHz and both I (solid line) and Q (dots) phases. It shows that the BPCS circuit is a filter, a mixer and a sampler simultaneously.

such
In FIG 7A and FIG 7B the ideal frequency responses of a constant-weighting BPCS circuit with $n=50$ and $n=500$ are shown respectively. FIG 7A shows the frequency response with $n=50$ in the range of $0 < f_{in} < 2f_c$ and in the fine range of $0.95f_c < f_{in} < 1.05f_c$. FIG 7B shows the frequency response with $n=500$ in the range of $0 < f_{in} < 2f_c$ and in the fine range of $0.995f_c < f_{in} < 1.005f_c$. It can be seen that $\Delta f_{3dB}=0.018f_c$ with $n=50$ and $\Delta f_{3dB}=0.0018f_c$ with $n=500$, i.e. the bandwidth is inversely proportional to n . The amplitudes of far-end

frequency components are reduced with the increase of n , but the maximum adjacent peaks in both cases remain almost unchanged, around -13 dB.

An ideal frequency responses of a linear-weighting BPCS circuit with $n=50$ and $n=500$ are shown in FIG 8A and FIG 8B, respectively. Linear-weighting means that during the sampling phase the weight of the current is first linearly increase and then linearly decrease, symmetric to the center of the sampling window. FIG 8A shows the frequency response with $n=50$ in the range of $0 < f_{in} < 2f_c$ and in the fine range of $0.9f_c < f_{in} < 1.1f_c$. FIG 8B shows the frequency response with $n=500$ in the range of $0 < f_{in} < 2f_c$ and in the fine range of $0.99f_c < f_{in} < 1.01f_c$. It can be seen that $\Delta f_{3dB} = 0.025f_c$ with $n=50$ and $\Delta f_{3dB} = 0.0025f_c$ with $n=500$, slightly increasing compared to the constant-weighting cases. The amplitudes of far-end frequency components are rapidly reduced with the increase of n . The maximum adjacent peaks are reduced to -26 dB and -27 dB respectively, compared to those of the constant-weighting cases.

In FIG 9A and FIG 9B, the ideal frequency responses of a Gauss-weighting BPCS circuit are shown. Gauss-weighting means that during the sampling phase the weight of the current varies according to the Gauss function $\exp(-t^2/2\sigma^2)$ for a given σ , symmetric to the center of the sampling window. The ratio $\Delta t/\sigma$, where Δt is half of the sampling window and σ the standard deviation, is a weighting parameter. FIG. 9A shows the frequency responses of $n=75$ with $\Delta t/\sigma=3.5$ and $n=87$ with $\Delta t/\sigma=4$ respectively in the range of $0 < f_{in} < 2f_c$. The 3 dB bandwidths are both $0.025f_c$. FIG 9B shows the frequency responses of $n=750$ with $\Delta t/\sigma=3.5$ and $n=870$ with $\Delta t/\sigma=4$ respectively in the range of $0.9f_c < f_{in} < 1.1f_c$. The 3 dB bandwidths are both $0.0025f_c$. The amplitudes of far-end frequency components and the adjacent peaks are substantially reduced with the

Gauss-weighting. The maximum adjacent peaks are in the range of -61 dB to -78 dB.

sub C10
5
10
An implementation 14 of the core of the differential BPCS circuit 8, using n-MOS transistors, is shown in FIG 10. The clocked switches are n-MOS transistors 15A, 15B, 15C and 15D. The W&S elements are n-MOS transistors 16A and 16B. The resetting switches are n-MOS transistors 18A and 18B. The capacitors are on-chip MOS capacitors 17A and 17B. The clocks are in sinuous waves but quasi-square waves can also be used. The implementation 14 works in all CMOS processes. Parameters of a 0.8 μm CMOS process, however, is used in the HSPICE simulations. The following three implementations are based on the implementation 14 with particular component values and W&S signal parameters.

sub C11
15
20
25
An implementation 19 with $n=10$ in constant-weighting at $f_c=1000$ MHz is shown in FIG 11A,. The clocked switches are n-MOS transistors 20A, 20B, 20C and 20D. The W&S elements are n-MOS transistors 21A and 21B. The resetting switches are n-MOS transistors 23A and 23B. They all have the minimum size, 2 $\mu\text{m}/0.8$ μm (width/length). The capacitors are MOS capacitors 22A and 22B, both 40 pF. The width of the constant-weighting W&S signal is 10 ns, corresponding to $n=10$. The maximum differential output sample voltage is around 100 mV. FIG 11B shows both the theoretical frequency response in solid line and the HSPICE simulated frequency response in dots for $f_{in}=900-1100$ MHz. The simulated frequency response is closely in accordance with the theoretical frequency response. In both cases, the maximum adjacent peaks are -13 dB and $\Delta f_{3dB}=18$ MHz.

sub C12
30
35
In FIG 12A, an implementation 24 with $n=59$ in linear-weighting at $f_c=1000$ MHz is shown. The clocked switches are n-MOS transistors 25A, 25B, 25C and 25D, all having an increased size of 10 $\mu\text{m}/0.8$ μm . This makes the signal currents dominated by the W&S elements not the switches. The W&S elements are n-MOS transistors 21A and

15

21B, 2 $\mu\text{m}/0.8 \mu\text{m}$. The resetting switches are n-MOS transistors 23A and 23B, 2 $\mu\text{m}/0.8 \mu\text{m}$. The capacitors are MOS capacitors 22A and 22B, both 40 pF. The width of the linear-weighting W&S signal is 59 ns, corresponding to $n=59$. The maximum differential output sample voltage is around 100 mV. FIG 12B shows the theoretical frequency response in solid line and the HSPICE simulated frequency response in dots for $f_{in}=900-1100$ MHz. The simulated frequency response is basically in accordance with the theoretical frequency response. Both have $\Delta f_{3dB}=21$ MHz. For the implementation 24, however, the maximum adjacent peak is -30 dB, lower than that of the theoretical response. This is because the conductance of n-MOS transistors 21A or 21B does not vary linearly with the linear W&S signal. The actual weighting function is somewhere between linear and Gauss.

sub C13
An implementation 26 with $n=599$ in linear weighting at $f_c=1000$ MHz is shown in FIG 13A. The clocked switches are n-MOS transistors 25A, 25B, 25C and 25D, 10 $\mu\text{m}/0.8 \mu\text{m}$. The W&S elements are n-MOS transistors 27A and 27B, 2 $\mu\text{m}/16 \mu\text{m}$. Note that the lengths of 27A and 27B are increased to 16 μm to limit the signal current and the capacitor voltage during such a long charging period (599 ns). The resetting switches are n-MOS transistors 23A and 23B, 2 $\mu\text{m}/0.8 \mu\text{m}$. The capacitors are MOS capacitors 28A and 28B, both 20 pF. The width of the linear weighting W&S signal is 599 ns, corresponding to $n=599$. The maximum differential output sample voltage is around 100 mV. FIG 13B shows the theoretical frequency response in solid line and the HSPICE simulated frequency response in dots for $f_{in}=990-1010$ MHz. The simulated frequency response is basically in accordance with the theoretical frequency response. Both have $\Delta f_{3dB}=2$ MHz. For the same reason mentioned above, the maximum adjacent peak of the implementation 26 is -30 dB, lower than that of the theoretical response.

FIG 14A and FIG 14B show active integrators for improving output swing and linearity, respectively. A single ended active integrator 29 is shown in FIG 14A. It comprises a differential-in-single-out amplifier 30, an inverter 35, a capacitor 31, and switches 32, 33 and 34, as connected. An active integrator always keeps the signal input at virtual ground, eliminating the impact of capacitor voltage on the signal current. The bandwidth of amplifier 30 needs only to cover the signal base-band not the carrier, which makes it feasible. The inverter 35 produces an inverted resetting signal with a delay, using the resetting signal as the input, to control the switch 33 while the resetting signal controls the switches 32 and 34. During the resetting phase, the switches 32 and 34 are turned on, and the switch 33 is turned off. The voltage of capacitor 31 is reset to the input offset voltage of the amplifier 30. During the sampling phase, the switches 32 and 34 are turned off and the switch 33 is turned on. The capacitor 31 is charged by the signal current. In the same time, the offset voltage of the amplifier 30 is cancelled. A differential active integrator 36 is shown in FIG 14B. It comprises a differential-in-differential-out amplifier 37, two capacitors 31A and 31B, an inverter 35, and switches 32A, 32B, 33A, 33B, 34A and 34B. It works basically in the same way as the integrator 29 except uses a differential input signal and gives differential outputs. The integrator 29 can replace the integrator 3 in FIG 1A while the integrator 36 can replace the integrator 10 in FIG 3.

FIG 15 shows a two-step BPCS circuit 38. It comprises a first BPCS circuit 39, a chopping circuit 40, an amplifier 41, a second BPCS circuit 42, and a clock signal generator 43 generating a second clock. The first BPCS circuit 39 and the second BPCS circuit 42 can be any type of the BPCS circuits 5, 8, 11, 19, 24 and 26. To the first BPCS circuit 39, two ends of a differential analog signal

are applied to its two inputs respectively, and a first clock is applied to its clock input. Signal samples with a first sample rate are produced from the first BPCS circuit 39 and fed to the chopping circuit 40. The samples are
5 chopped symmetrically in time, controlled by the second clock. From the chopping circuit 40, the chopped signal with a new carrier frequency equal to the chopping frequency is fed to the amplifier 41, and the amplified differential signals are fed to two inputs of second BPCS
10 circuit 42 respectively. Controlled by the second clock, the second BPCS circuit 42 produces the final sample output with a second sample rate. The two-step BPCS circuit 38 gives flexibility in performance trade-off. BPCS circuits in more steps can be built based on the two-step BPCS
15 circuit 38.

A front-end sampling radio receiver architecture 44 is shown in FIG 16. It comprises a low pass filter 45 with $f_{\text{pass}} < 2f_c$, a differential-out low noise amplifier (LNA) 46, two BPCS circuits 47A and 47B, a 90° phase shifter 48, and
20 a local oscillator 49. The radio signal from antenna is applied to the input of the low pass filter 45. The frequency components above $2f_c$ are greatly attenuated. The output of the low pass filter 45 is fed to the LNA 46 to produce differential outputs with a large enough amplitude.
25 The differential outputs are fed to the inputs of BPCS circuits 47A and 47B simultaneously. In the same time, the I-clock signal produced by the local oscillator 49 is fed to the BPCS circuit 47A while the Q-clock signal reproduced by the 90° phase shifter 48 from the I-clock signal is fed
30 to the BPCS circuit 47B. The BPCS circuits 47A and 47B produce I-samples and Q-samples respectively. The sample outputs can be either converted to digital data immediately or further treated. The BPCS circuits 47A and 47B can be any of the BPCS circuits 5, 8, 11, 19, 24 and 26. The inte-
35 grators in these circuits can be either passive integrators

or active integrators. The radio receiver architecture 44 has filtering, mixing and sampling functions simultaneously at the front-end, which relaxes the performance demands on A/D conversion, avoids analog filters, and highly utilizes the capability of DSP. In principle, any narrow bandwidth, i.e. any high Q value, is possible. The center frequency of the filtering function can be easily programmed. It is indeed a superior radio receiver architecture with a wide application scope.

10 The sampling capacitors used in the CS and the BPCS circuits are much larger than that used in a voltage sampling circuit, resulting in low noise and low charge and clock feed-through.

15 The BPCS circuit is simultaneously a filter, a mixer and a sampler, capable of working at radio frequencies. The center frequency, the bandwidth and the adjacent selectivity can be set by the clock frequency, the number n and the shape of W&S signal, particularly useful for front-end sampling radio receiver and system-on-chip.

20 It is to be understood that even though numerous characteristics and features of the present invention have been set forth in the description, together with details of the function of the invention, the disclosure is illustrative only and changes may be made in detail within the scope of the invention defined by the following claims.

25